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Abstract  —  A bandpass low noise amplifier (LNA), 
which can simultaneously operate at two different 
frequency bands — 2.35GHz-2.6GHz and 5GHz-6GHz, is 
presented in this paper. The proposed dual-band LNA can 
be used for the Bluetooth, HiperLAN and Wireless LAN 
(IEEE 802.11a) communication applications, and is 
designed based on IBM 0.25µm SiGe BiCMOS technology, 
which has better performance comparing with silicon 
technology, while lower cost and better integration 
feasibility comparing with GaAs technology.   
I. INTRODUCTION 
Wireless services industry has experienced a 
tremendous growth in the past few years [1-2]. Mobile 
cellular and home cordless telephones are fast becoming 
a part of our daily lives. The wireless local area network 
(WLAN) communication and home RF network are 
becoming popular as well. Fig. 1 illustrates the receiving 
band distribution of current wireless communication 
standards in the range of 2.4GHz-6GHz. With so many 
communication standards, one may consider to develop 
multi-functional devices, which can operate at several 
bands and different modes. However, traditional multi-
function device is often bulky and power hungry in 
general, which limits the size, weight and the battery life 
of the wireless communication devices [3-5].  Thus, 
development of a single-chip multi-function RF receiver 
with low-cost, low-power and small form-factor 
characteristics is in demand [4-5]. 
One of the key bottlenecks for the multiple-standard 
communication devices is to design a single LNA that 
can operate at different frequency bands, since the LNA 
is a very important building block of a single-chip RF 
receiver and locates at the first stage of the receiving path. 
Most of the latest LNAs reported in the literature are 
single-band LNAs. Currently, there are a few dual-band 
LNAs used for dual-band applications [6-7]. However, 
they will cause inevitable increase in the cost, footprint 
and power dissipation, because each LNA (illustrated in 
Fig. 2 (a) and (b)) uses two single-band LNAs, either one 
of which is selected according to the instantaneous band 
of operation [6], or both of which are designed to work in 
parallel using two separated input matching circuits and 
two separated resonant loads [7]. The former approach is 
non-concurrent while the latter consumes twice as much 
power. 
In this paper, a dual-band bandpass LNA, which can 
provide simultaneous gains and matching at several 
frequency bands of interest, will be investigated as one of 
the alternatives to alleviate the above-mentioned 
problems. 
The proposed LNA is designed to work at 2.35GHz-
2.6GHz and 5GHz-6GHz for the Bluetooth, HiperLAN 
and wireless LAN communication applications. The 
design is based on IBM SiGe 0.25µm BiCMOS 
technology which offers good performance and high 
integration feasibility.  
II. INPUT MATCHING 
There are several general considerations in LNA 
designs, including a 50Ω input impedance, the minimum 
noise figure, maximum gain with sufficient linearity and 
a low power consumption which is very important for 
portable systems [8-9]. Recent research shows that the 
optimum input stage topology is the source inductive 
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Fig. 2. Two conventional dual-band LNAs in RF receivers 
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Fig. 1. Receiving band distribution of current wireless 
communication standards in the range of 2.4GHz-6GHz 
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degeneration input stage [9] as described in Fig. 3 (a). Its 
input impedance can be easily derived, 
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Fig. 3.  (a) Source inductive degeneration input stage; (b) Input 
stage for the proposed dual-band LNA in this paper 
For input impedance matching purpose, the following 
equations should be satisfied at the frequency of interest, 
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Solving (3), the resonant/working frequency can be 
obtained, 
gssg CLL )(/1 +=ω                           (4) 
This is the design key of a single-band LNA’s input 
impedance matching. For dual-band/multi-band LNA, the 
similar methodology can be adopted. There is only one 
small change - an additional parallel L0C0 network is 
connected to the gate inductor Lg, demonstrated in Fig. 3 
(b). In terms of its small signal equivalent circuit, the 
dual-band LNA’s input impedance can be expressed as 
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To obtain a 50 input impedance, the real part and the 
imaginary part at both resonant frequencies should satisfy: 
 Real part: 
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It is obvious that (7) has two solutions at 0 and 02. 
Tuning the circuit to resonate at two interested frequency 
bands such as 2.4GHz and 5.8GHz, giving an Ls value to 
satisfy (6), a good input matching for a concurrent dual-
band LNA for the Bluetooth and WLAN utilizations can 
be easily realized. The quality of the input matching may 
greatly influence the overall performance of the designed 
LNA. 
III. NOISE OPTIMIZATION 
A. Noise Sources 
In a MOS device, the prominent noise sources are 
drain channel noise dni ,2 , gate induced noise gni ,2 , 
distributed gate resistance thermal noise, substrate 
thermal noise and corrni ,2 , which is due to the correlation 
between gni ,2  and dni ,2 . Fig. 4 gives a visual 
illustration and Fig. 5 depicts an equivalent circuit with 
noise sources of the proposed dual-band LNA. The noise 
sources are expressed as follows: 
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The definitions of the parameters , , gd0 and gg can be 
found in [8, 9 and 11]. 
B. Output Noise and Noise Optimization 
Through circuit analysis, the transfer functions of the 
above noise sources to the output noise current (see Fig.5) 
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Fig. 4.  Description of the noise sources in a MOS transistor [10] 
Fig. 5.  Equivalent circuit with noise sources in the dual-band 
LNA
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at resonance can be obtained: 
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Then the noise factor F can be obtained, 
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Substitute the operating frequencies 0 and 02 into 
(17), the corresponding noise factors can be easily got. 
One also can do noise optimization according to (17). 
After a complicated analysis and derivation process, 
another expressions for F is obtained, 
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where W is transistor width, Q is the quality factor of the 
input stage network, parameters a, b, d and  are 
equation coefficients, they are given by  
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Ab is bulk charge factor. It is often set to one in the 
simplified model of the MOS transistor, but can be 
significantly larger. Taking derivative of (18) with 
respect to W and equating it to zero, leads to the optimum 
transistor width Wopt corresponding to the minimum NF, 
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However, two Wopt values will be achieved here owing 
to the LNA operating at two different frequencies 0 
and 02. Thus a tradeoff between Wopt and Wopt2 has to 
be carried out in terms of the design requirements of 
different frequency bands.  
IV. DUAL-BAND LNA CIRCUIT IMPLEMENTATION AND 
SIMULATION RESULTS 
According to the above points, a concurrent dual-band 
LNA is designed. The simplified schematic diagram is 
demonstrated in Fig. 6. The LNA is composed of an 
input matching stage, an intermediate stage and an output 
buffer stage, which is for output matching purpose. 
Proper tuning the passive and active devices can make 
the LNA work at several bands at the same time, which 
will be very convenient for modern multi-standard 
communication applications. In the circuit, cascode 
structure is introduced. Firstly, it is to reduce the Miller 
effect. Secondly, the use of a cascode improves the 
LNA’s reverse isolation. 
The designed dual-band LNA is based on IBM 0.25µm 
SiGe BiCMOS technology, using only CMOS devices. 
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Fig. 6.  Schematic diagram of the dual-band LNA 
Fig. 7.  Simulation result of the power gain 
Fig. 8.  Simulation results of S11, S12 and S22 
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As known, GaAs offers the best performance. However it 
is costly and its back gating and side effect limit the 
degree of integration. Silicon, on the other hand, is 
abundant in nature and allows a high degree of 
integration. Unfortunately, silicon suffers from a lossy 
substrate, which restricts the quality of the on-chip 
passive components. While SiGe BiCMOS technology 
offers a comfort level (lower cost, higher integration) for 
silicon designers. It is especially well suited to portable 
wireless applications where its characteristics offer 
significant advantages [12]. 
The proposed dual-band LNA is simulated with 
Cadence Spectre RF. Fig. 7 – Fig. 9 illustrate the 
simulation results of S-parameters. The plots indicate that 
the LNA has a gain of about 27 dB at the first band and a 
gain about 20dB at the second band. The LNA’s detailed 
performance can be found at Table I.  
VI. CONCLUSION 
A concurrent dual-band low noise amplifier for the 
Bluetooth, HiperLAN and Wireless LAN applications is 
presented in this paper. The LNA is implemented entirely 
on a single-chip and is possible to be integrated with other 
building blocks based on SiGe 0.25µm BiCMOS 
technology.   
It has lower cost as well as better integration feasibility 
comparing with GaAs devices, while better performance 
comparing with silicon devices. 
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Fig. 9.  Simulation result of NF of the proposed dual-band LNA
TABLE I 
DETAILED PERFORMANCE OF THE DUAL-BAND LNA 
 1st band 2nd band 
Vdd (V) 1.5 
Pd (mW) 21 
Operating  
Band (GHz) 
2.35 - 2.6 5.0 - 6.0 
Standards 
Covered 
Bluetooth, 
IEEE802.11b/g 
HiperLAN,  
IEEE 802.11a 
Gain (dB) 26 - 28.6 19 - 22 
S11 (dB) -10 -  -9 -24 - -11 
S22 (dB)  -20 - -17.5  -19.8 - -13 
S12 (dB) -60 - -20 
NF (dB) 2 - 2.2 2.95 - 3.8 
P1dB(dBm) About -10 
 
Fig. 10.  Layout of the proposed dual-band LNA 
11th GAAS Symposium - Munich 2003312
